


Register File



RR - read reg #

RD - read data value

WR - write reg

WD - write data






WE - write enable

On a single clock cycle

- 1) read up to two reg values
- 2) write at most one reg

RR0 5
RR1 5

add no, al, al
Decoder



CLK D-A clk
CLR D-A clr

RR0

RR1

ALU Arithmetic Logic Unit

